This is the second of two guest blogs from Doug Fairbairn about Lambda magazine (which became VLSI Design) and the early days of VLSI Technology. The first blog is here. I was sitting in my home ...
The SVRPlus supports a clock lane and 4 data lanes, each lane featuring at up to 2.5Gbps, for a total of 10Gbps. The highly parallel architecture of the SVRPlus2500 allows relatively slow ... The ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback