Abstract: Two formal design techniques are presented to realize pass logic networks in NMOS and CMOS technologies. The first technique uses a modified Karnaugh map minimization procedure, which can be ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results