Abstract: Timing optimization is critical to integrated circuit (IC) design closure. Existing global placement algorithms mostly focus on wirelength optimization without considering timing. In this ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results