Standard-cell-based design has become the mainstream methodology for designing the digital-logic sections of ASICs. The approach has allowed designers to scale ASICs from their origins as simple, ...